¥詳詢
Cadence PCB設(shè)計(jì)初級培訓(xùn)班
課程描述:Cadence培訓(xùn)初級班主要為您介紹從原理圖輸入到印刷電路板光繪制造文件輸出的全線PCB設(shè)計(jì)流程,**講課及上機(jī)練習(xí)相結(jié)合的方式完成Cadence的原理圖工具Concept- HDL、PCB工具Allegro以及相應(yīng)的建庫工具的使用方法的系統(tǒng)培訓(xùn)。**培訓(xùn)學(xué)員可掌握先進(jìn)的Cadence PCB設(shè)計(jì)流程,完成PCB設(shè)計(jì)。
就 業(yè):消費(fèi)類電子、工業(yè)控制
入學(xué)要求:有硬件開發(fā)基礎(chǔ);大專以上學(xué)歷
**認(rèn)證:ARM-ATC認(rèn)證
課程進(jìn)度安排
|
|
時間
|
課程大綱
|
**天
|
|
9:00
| 12:00 |
1 Concept HDL基本設(shè)計(jì)流程
Concept HDL Basic Board Design Flow 2 設(shè)計(jì)輸入 Design Entry 2.1 Project Setup 2.2 Editing a Schematic - Part Libraries, Adding Parts, Adding Wires,Naming Wires 2.3 Concept Error Checking 2.4 Design Libraries 2.5 Working with Groups 2.6 Copying, Adding, Inserting, and Moving PagesDeleting Pages 2.7 The CheckPlus Tool 2.8 Cross Referencing Signals 2.9 Plotting the Schematic 2.10 Part Tables 2.11 Packaging 2.12 Bill of Materials |
13:00
| 16:00 |
3 從原理圖到PCB:PackageXL 工具使用
3.1 Introduction to Board Layout 3.2 Mainstream Board Design 3.3 Design Synchronization 3.4 Netlist Files 3.5 Export Physical 4 層次化設(shè)計(jì) Hierarchical Design 4.1 Components of a Hierarchical Block 4.2 Creating Hierarchical Block Symbols 4.3 Top-Down Design |
第二天
|
|
9:00
| 12:00 |
5 PCB設(shè)計(jì)準(zhǔn)備:Allegro環(huán)境、規(guī)則設(shè)置、PCB布局布線
5.1 Allegro User Interface 5.2 Managing the Allegro Work Environment 5.3 Padstack Designer 5.4 Component Symbols 5.5 Board Design Files 5.6 Importing Logic Information into Allegro 5.7 Setting Design Constraints 5.8 Component Placement 5.9 Routing and Glossing |
13:00
| 16:00 |
6 建立元件庫 PCB Librarian Expert
6.1 Design Processes and Library Models 6.2 Setting Up a Build Area 6.3 The Symbol View 6.4 The Chips View 6.5 The Part Table View 6.6 The Simulation View 6.7 Testing the Part 6.8 Creating a Split Part 6.9 Importing Text Files |
第三天
|
|
9:00
| 12:00 |
7 PCB數(shù)據(jù)后處理:覆銅、生產(chǎn)加工數(shù)據(jù)輸出
7.1 Copper Areas and Positive or Negative Planes 7.2 Preparing for Post Processing 7.3 Renaming Reference Designators 7.4 Backannotation |
13:00
| 16:00 |
7.5 Creating Silkscreens
7.6 Creating Checkplots 7.7 Generating Artwork 7.8 The Aperture File 7.9 Film Control 7.10 Generating Gerber Files 7.11 Creating Fabrication Drawings 7.12 Generating an NC Drill File 7.13 Creating the Parameters File 7.14 Creating Assembly Drawings |
倒計(jì)時
更多詳情請咨詢客服
客服在線時間:9:00-22:00,其他時間請?jiān)诰€預(yù)約或留言,謝謝。廣州信盈達(dá)嵌入式學(xué)院:廣州天河區(qū)棠東東路御富科貿(mào)園
本周僅剩 個試聽名額
請鍵入信息,稍后系統(tǒng)將會把領(lǐng)獎短信發(fā)至您的手機(jī)